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AVERAGE TIME EXTRACTION CIRCUIT
FOR ELIMINATING CLOCK SKEW

signal by a selectable amount to generate a fourth signal
involves delaying the third signal by a second selectable
amount to generate the fourth signal. The first and second
selectable amounts are equal. The method also involves, from
the reference signal and the calibration signal, generating a
control signal that controls the first and second selectable
amounts of delay. The control signal is a measure of the
relative duration of pulses within the reference signal as com
pared to pulses within the calibration signal. Generating the
third signal involves delaying the first signal by a selectable
amount. Generating the third signal further involves: gener
ating a periodic first reference signal that has rising edges
established by the first signal and falling edges established by
the third signal; generating a periodic second reference signal
that has rising edges established by the third signal and falling
edges established by the second signal; and using the first and
second reference signals to adjust the selectable amount of
delay so that the periodically occurring third event occurs half
way between the first and second events ofthe first and second
signals. From the first and second reference signals, generat
ing a control signal that controls the selectable amount of
delay. The control signal is a measure ofthe relative duration
of pulses within the first reference signal as compared to
pulses within the second calibration signal.
In general, in another aspect, the invention features a
method of generating a local clock signal, the method involv
ing: introducing a first signal into a first end of a signal
transmission system for transmission over the signal trans
mission system from the first end to a second end, the first
signal characterized by a periodically occurring first event;
introducing a second signal into the second end for transmis
sion over the optical signal transmission system from the
second end to the first end, the second signal characterized by
a periodically occurring second event; at a preselected loca
tion along the signal transmission system, detecting the first
and second signals; and based on both the detected first and
second signals, generating a third signal characterized by a
periodically occurring third event, wherein generating the
third signal involves automatically adjusting the phase ofthe
third signal so that the periodically occurring third event
occurs at a predetermined location between the first and sec
ond events of the first and second signals.
In general, in still another aspect, the invention features a
method of generating local clock signals, the method involv
ing: introducing a first signal into a first end of a signal
transmission system for transmission over the signal trans
mission system from the first end to a second end, the first
signal characterized by a periodically occurring first event;
introducing a second signal into the second end for transmis
sion over the optical signal transmission system from the
second end to the first end, the second signal characterized by
a periodically occurring second event; at each ofa plurality of
different locations along the signal transmission system, (1)
detecting the first and second signals at that location; and (2)
based on both the detected first and second signals at that
location, generating a third signal characterized by a periodi
cally occurring third event, wherein generating the third sig
nal involves automatically adjusting the phase of the third
signal so that the periodically occurring third event occurs at
a predetermined location between the first and second events
of the first and second signals.
In various embodiments, the generated third signals at the
plurality of locations have zero skew relative to each other.
In general, in still yet another aspect, the invention features
a time extraction circuit that generates a periodic output sig
nal, the time extraction circuit including: a first flip-flop hav
ing a first input for receiving a first periodic signal, a second

This application claims the benefit of u.s. Provisional
Application No. 601742,803, filed Dec. 6, 2005 and u.s.
Provisional Application No. 601751,180, filed Dec. 16,2005,
both of which are incorporated herein by reference.
TECHNICAL FIELD
10

This invention relates to eliminating skew in optical and
electrical signal distribution networks.
BACKGROUND OF THE INVENTION
15

Any conventional distribution network introduces skew
(delay) due to finite signal propagation speed. For example,
high frequency clock distribution in VLSI chips suffers from
large delays produced mainly by charging/discharging para
sitic line capacitances. These delays can be a substantial
fraction ofthe clock period or even exceed it in severe cases.
Even in the case of propagation at light speed, i.e. via on chip
electrical transmission lines or silicon optical waveguides,
the skew can easily accumulate to unacceptable levels for
typical VLSI distances: approximately 12 ps for each mm.
Likewise, in the case of transmission systems over multiple
chips, PCBs, or subsystems, the skews can be extremely
large.
The following considerations will focus on VLSI clock
distribution, but similar arguments are valid for other cases of
signal synchronization. In order to clock VLSI digital blocks
that are spaced far apart with respect to each other, the relative
skews must be first corrected, usually using Delay-Locked
Loop (DLL) ofPhase-Locked-Loop (PLL) techniques. How
ever, these brute force methods are becoming increasingly
costly and power hungry with each new IC technology node,
as the number of local clocking regions and the clock speed
are increasing. Developing simpler and more efficient meth
ods for skew elimination is highly desirable.
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SUMMARY OF THE INVENTION
In general, in one aspect, the invention features a method
involving: detecting a first signal characterized by a periodi
cally occurring first event; detecting a second signal charac
terized by a periodically occurring second event; and based
on both the detected first and second signals, generating a
third signal characterized by a periodically occurring third
event, wherein generating the third signal involves automati
cally adjusting the phase of the third signal so that the peri
odically occurring third event occurs at a predetermined loca
tion between the first and second events ofthe first and second
signals.
Other embodiments include one or more of the following
features. Generating the third signal involves: generating a
periodic reference signal that has rising edges established by
the first signal and falling edges established by the second
signal; delaying the first signal by a selectable amount to
generate a fourth signal; generating a periodic calibration
signal that has rising edges established by the first signal and
falling edges established by the fourth signal; and using the
reference signal and the calibration signal to adjust the select
able amount of delay so that the periodically occurring third
event occurs halfway between the first and second events of
the first and second signals. Generating the third signal
involves delaying the first signal by a first selectable amount
to generate the third signal and wherein delaying the first

45
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3

4

input, and an output; a second flip-flop a first input forreceiv
ing the first periodic signal, a second input for receiving a
second periodic signal, and an output; an integrator circuit
having a first input for receiving a signal from the output of
the first flip-flop and a second input for receiving a signal
from the output of the second flip-flop; and a variable delay
module with an input for receiving the first periodic signal
and an output that is electrically connected to the second input
of the first flip-flop, wherein the variable delay module pro
duces at its output a delayed version of the first periodic
signal, the delayed version of the first periodic signal having
a variable delay that is controlled by a control signal from the
output of the integrator circuit, wherein the periodic output
signal of the time extraction circuit is derived from a signal
generated by the variable delay module.
Various embodiments ofthe invention have one or more of
the following features. The first and second flip-flops are
set/reset flip-flops. The first and second inputs offirst flip-flop
are set and reset inputs, respectively. The first and second
inputs ofsecond flip-flop are set and reset inputs, respectively.
The variable delay module includes two variable delay cir
cuits connected in series, each adapted to generate a corre
sponding delay that is controlled by the control signal from
the integrator circuit. The two variable delay circuits are
connected together at a common tenninal and the output
signal of the time extraction circuit is derived from a signal
appearing at the common tenninal. The two variable delay
circuits are identical. The two variable delay circuits both
generate the same amount of delay when both are controlled
by the control signal. The integrator circuit includes a capaci
tor, a first current source, and a second current source all
connected at a common node. The control signal is derived
from a voltage across the capacitor. The first current source
has a ON state during which it sources current into the com
monnode and an OFF state in which its output current is zero.
The second current source has a ON state during which it
sinks current out of the common node and an OFF state in
which its outputs current is zero. The integrator circuit further
includes a first AND gate, a second AND gate, and an XOR
gate, wherein an output ofthe first AND gate controls the first
current source and an output ofthe secondAND gate controls
the second current source, wherein the XOR gate provides an
input signal to each of the two AND gates. The calibration
signal drives an input of first AND gate and a first input ofthe
XOR gate and wherein the reference signal drives an input of
the second AND gate and a second input of the XOR gate.
The details of one or more embodiments of the invention
are set forth in the accompanying drawings and the descrip
tion below. Other features, objects, and advantages of the
invention will be apparent from the description and drawings,
and from the claims.

FIG. 4B shows the signals at various points in the ATE
circuit of FIG. 4A.
FIG. 5 shows an ATE circuit that employs a tri-state charge
pump.
FIGS. 6A-C are signal diagrams illustrating the operation
of the ATE circuit which includes the tri-state charge pump.
FIG. 7 is a diagram of a circuit that implements the same
truth table and the logic circuit used in the tri-state charge
pump of FIG. 5.
FIG. 8 shows the pulse train pattern in a BOS single line
embodiment.
FIG. 9 shows a two parallel waveguides that are joined at
the far end.
FIGS. 10A-B illustrate the effect of changing the order of
the set/reset sequence.
FIG. 11 is a block diagram of an ATE with automatic
optimum set/reset.
FIG. 12 is a block diagram of another embodiment of an
ATE circuit, which uses a single variable delay element.
FIG. 13 is a block diagram of a 50% duty cycle clock
generation circuit.
FIG. 14 is a signal timing diagram that illustrates the opera
tion ofthe 50% duty cycle clock generation circuit ofFIG. 13.
FIG. 15A is a block diagram ofanother embodiment ofthe
50% duty cycle clock generation circuit.
FIG. 15B is signal timing diagram for the circuit of FIG.
15A.
FIG. 16 is a signal timing diagram that illustrates the source
of the BOS reference time ambiguity.
FIG. 17 is a block diagram ofa circuit for eliminating phase
ambiguity.
FIG. 18 is a block diagram of an ATE circuit with a Phase
Locked Loop (PLL) generated output.
FIG. 19 shows the signal timing diagrams showing one
stable operating state for the circuit of FIG. 18.
FIG. 20 shows the signal timing diagrams showing another
stable operating state for the circuit of FIG. 18.
FIG. 21 is a block diagram of an ATE circuit with a Phase
Locked Loop (PLL) generated output and with gating cir
cuitry that forces one stable operating point.
FIG. 22 is a block diagram of an ATE circuit that multiples
the two clock signal to generate a phase-aligned local clock
signal.
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DETAILED DESCRIPTION

50

BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a graph showing the progress of an optical pulse
along an optical waveguide.
FIG. 2 is a graph showing the progress along an optical
waveguide of two optical pulses, one introduced into a first
waveguide at the near end and the other introduced into a
second waveguide at the far end.
FIG. 3 shows the pulse train pattern of optical pulses that
are detected at different locations along a pair of optical
waveguides.
FIG. 4A is a block diagram of an average time extractor
(ATE) circuit that uses two identical delay elements con
nected in series.
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The Method of Bidirectional Signaling
The techniques discussed in greater detail below use bidi
rectional signaling as a way to deal with skew in distributed
clock signals. In one of its most straightforward implemen
tations, the method of bidirectional signaling uses two iden
tical transmission networks running side by side, excited
from opposite ends with the same clock signal. At each coor
dinate along the two networks, an observer detects two
delayed versions of the transmitted signal traveling in oppo
site directions. The average skew of the two delayed signals
is, however, independent ofthe position where the signals are
detected, i.e., it is a constant value regardless oflocation. The
constant average skew is the time taken by the two signal
versions propagating in opposite directions to arrive at the
point where they meet. In the case of uniform networks, this
point is in the middle of the networks. As a consequence of
this property ofthe average skew, any number ofsignals along
the transmission network regenerated with the average skew
will be automatically synchronized. This property also
applies to non-uniform transmission networks.
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The principle is more fully described in connection with
FIGS. 1-3. FIG. 1 shows a single optical waveguide oflength
L. A light pulse that is introduced into the left end of the
waveguide will propagate down the waveguide. For this
example, it is assumed that the waveguide has uniform prop
erties and so the pulse will travel along the waveguide with a
constant velocity. Note that at time, T l ' the pulse will have
traveled distance X and at time, TD it will have traveled a
distance L, the full length of the waveguide. These times
represent the skew ofthe optical clock signal. Obviously, the
skew increases the further that the optical pulse must travel
along the optical waveguide. De-skewing the signals detected
at X and L relative to each other would require a delay ele
ment precisely matched to (L-X).
Now assume that there are two optical waveguides 10 and
12 constructed parallel to each other, both having the same
properties and length L, as illustrated in FIG. 2. As before, a
light pulse 14 introduced into the left side of optical
waveguide 10 will propagate down the waveguide. Its
progress down the waveguide is represented by line 16, which
shows position along the horizontal axis as a function oftime
along the vertical axis. If an identical light pulse 18 is intro
duced into the opposite end of optical waveguide 12, it will
propagate in the opposite direction. Its progress is represented
by line 20. If it is assumed that optical waveguides 10 and 12
are identical and have uniform properties, pulse 14 and pulse
18 will arrive at the midpoints oftheir respective waveguides,
i.e., location L/2, at precisely the same time, namely, To.
Thus, both optical signals will have a skew of To relative to
their origins. If a detector is located in each waveguide at
position X, which is closer to the beginning of optical
waveguide 10 than to its end, then the two detectors will see
the optical pulses in their respective waveguides arriving at
different times. One detector will see pulse 14 arrive at time,
TI, and the other detector, which is also at the same location
in the other waveguide, will see pulse 18 arrive at a later time,
T 2' It will be the case, however, that the average skew for these
two optical pulses will be equal to To, i.e., Ih(T 1 +T2 )=To.
Moreover, this holds true for any location along the length of
the waveguides. That is, the average skew is independent of
the location X at which the two detectors are positioned. In
addition, the average skew is proportional to the length, L, of
the optical waveguides. Thus, by referencing To, it becomes
possible to achieve zero-skew clock distribution along the
waveguide.
This, of course, takes advantage of the fact that the clock
signal is a periodic signal in which case the objective is to get
the phases ofall generated local clock signals (i.e., the clocks
generated at various points along the optical waveguide for
local circuitry) to be aligned with each other. In this case, we
assume that a pulse is introduced into the waveguide every
2T o seconds. Thus, the times that are shown in FIG. 2 are
referenced to the start ofeach new pulse. In practice, the clock
with the average skew is generated at To seconds after each
successive pulse is introduced into waveguide. The resulting
local clock signals will occur at To, 3To' 5To' 7T o' etc.
FIG. 3 further illustrates what has just been described by
showing the detection times of the two light pulses as a
function of location along the waveguides. At position x=O,
one optical detector will see the first pulse immediately and
the other optical detector in the other waveguide will see the
second pulse at a time 2T o later. At position x=L/4, the detec
tor in one waveguide will see the first pulse at time T0/2 and
the detector in the other waveguide will see the second pulse
at 3T0/2. A short distance before the middle ofthe waveguide,
e.g. at x=lhL-ll., the two pulses will be right next to each other
in time. Then a short distance later, namely, at the midpoint

x=L/2, the two pulses be detected at the same time, namely
To' As one moves further down the length of the optical
waveguides the same relationships exist between the detec
tion of the two pulses except the order in which they are
detected is reversed.
If the transmission networks are optical networks, the sys
tem is referred to as a Bidirectional Optical Signaling (BOS)
system; and if the transmission networks are electrical net
works, the system is referred to as a Bidirectional Electrical
Signaling (BES) system. Both cases are generally referred we
have Bidirectional Signaling Systems or BSS.
The method described above can be further generalized
into a simple but powerful principle of signaling with a con
stant common-mode skew component.
Average Time Extraction Circuit
The described method of skew elimination using bidirec
tional signaling uses a circuit with two inputs and which can
extract the average arrival time (average skew) oftwo signals
that were applied on the two inputs. Typically, these signals
are pairs of pulses, each pair consisting of an early pulse
applied at one input and a late pulse applied at the other input.
In the case of optical transmission, the early and late pulses
are current signals, which are generated by optical detectors
and which will typically be very short in duration.
Naturally, since the average arrival time between the early
pulse and the late pulse is earlier than the arrival time of the
late pulse, a system extracting this average time from a single
pair ofpulses would be non causal and therefore unrealizable.
However, if trains of early and late pulses of the same period
are transmitted, as is the case with clock signals, it is possible
to design circuits to extract the average time between the early
pulse train and the late pulse train. Such a circuit will be called
an Average Time Extractor or ATE.
Average Time Extraction by Closed-Loop Pulse Width
Control-First Variation
Referring to FIG. 4, an embodiment ofanATE 40 contains:
(a) module 40 to generate two internal pulse trains from the
early and late input pulses; and (b) a module 44 which
includes two identical variable delay elements connected in
series. The first internal pulse train is called the reference
pulse (RP) pulse train and the second internal pulse train is
called the calibrated pulse (CP) pulse train. The RP pulses are
generated such that their duty cycle is a measure of the skew
between the early and late input pulse trains. ATE 40 also has
a feedback control system 50, which automatically adjusts the
total delay through the two delay elements until the CP pulses
and the RP pulses have identical widths. When this condition
is accomplished, the skew of the pulses at the output of the
first variable delay element is the average time skew of the
input early and late pulses. ATE circuit 40 automatically
generates a clock pulse at the average time To. Thus, if such
circuits are located at different positions along the waveguide
they will all generate local clock signals having the same
skew, namely, To.
The details of the structure and operation of this particular
embodiment of the ATE are as follows. ATE 40 includes two
optical detectors 52 and 54, each one for detecting the optical
pulses in a corresponding different one of the two
waveguides. It also includes two set-reset flip flops 46 and 48,
each with a set line (S), a reset line (R), and an output (Q). The
output signals of detectors 52 and 54, namely, INI and IN2,
respectively, control the operation ofS-R flip-flops 46 and 48.
Detector signal INl, indicating the arrival ofthe optical pulse
in the first optical waveguide, drives the S input of both
flip-flops 46 and 48; and detector signal IN2, indicating the
arrival of the optical pulse in the second optical waveguide,
drives the R input of flip-flop 46. Two identical variable delay
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elements 60 and 62, each introducing a variable delay of1:, are
connected in series between the R and S inputs offlip-flop 48.
Thus, the pulses of the IN1 signal that set flip-flop 48 will
reset it after a delay of 21: as it comes out of the other side of
the two delay elements. The output signal for the circuit,
namely, the skew corrected clock signal (OUT), is taken from
the point at which the two delay elements 60 and 62 are
connected to each other. This output signal is a copy ofhe IN1
pulse delayed by 1:. During operation, flip-flop 46 outputs a
train of reference pulses (RP) and flip-flop 48 outputs a train
of calibrated pulses (CP). Both trains of pulses RP and CP
have a period equal to the period ofthe clock signal sent over
the optical waveguides. The duration of the pulses in the RP
train of pulses is equal to the delay between the pulses of the
IN1 signal and the subsequent pulses of the IN2 signal;
whereas the duration of the pulses ofthe CP train of pulses is
equal to the delay introduced by delay elements 60 and 62,
namely, 21:.
The delay elements may be implemented in any of a num
ber ofdifferent well-known ways. For example, they could be
implemented by CMOS inverters (or "current-starved invert
ers") in which a current is used to drive a capacitance.
Feedback control system 50 ofATE 40 is implemented by
an integrator 66, which has a positive input line 68 that is
driven by CP sequence from the output of flip-flop 48, a
negative input line 70 that is driven by RP sequence from the
output of flip-flop 46, and it has an output that controls the
delay of the two variable delay elements 60 and 62. When
there is a positive signal on both input lines 68 and 70, the
output of integrator 66 remains constant; when there is a
positive signal on input line 68 and a zero signal on input line
70, the output ofintegrator 66 increases linearly as a function
of time; and when there is a positive signal on input 70 and a
zero signal on input line 68, the output of integrator 66
decreases linearly as a function of time. A simple way to
implement feedback control system 50 is by using a precision
charge pump that adds and subtracts charge from a capacitor
proportionally to the widths of the pulses on RP and CP,
respectively. So, the delay introduced by the variable delay
elements will be proportional to the output signal from inte
grator 66.
In essence, the circuit sets the delay 21: so that it equals the
amount of time that separates the pulses on the two optical
waveguides. It works as follows. Assume that the outputs of
both flop-flops 46 and 48 are zero and the output ofintegrator
66 is also zero (so the delay introduced by the variable delay
elements is fixed at whatever value had been previously estab
lished). Upon receiving the first pulse ofthe IN1 signal, both
flip-flops 46 and 48 change state, outputting high signals on
their output lines. Since the inputs to integrator 66 at that point
will continue to be equal, the output signal from integrator 66
remains fixed at whatever value existed previously (assume it
is zero). Delay module will cause the pulse of the IN1 signal
to arrive at the reset line offlip-flop 48 at a time that is 21: later.
If we assume that 21: is less than the time between the two
pulses on the two optical waveguides, the delayed IN1 pulse
will cause flip- flop 48 to reset at a time 21: after it was set and
before the arrival of the next pulse of the IN2 signal. When
output of flop-flop 48 is reset, the signal to the positive input
line 68 of integrator 66 will drop to zero while the signal on
negative input line 70 of integrator 66 will remain high.
Since the signal on the negative input line is still high, the
output ofintegrator 66 will begin to decrease, thereby causing
the magnitude ofthe delay 21: to increase. Eventually, the next
pulse of the IN2 pulse train will arrive and reset flip-flop 46,
causing its output to also fall to zero. At that time, both inputs

ofintegrator 66 will be zero thereby causing its output remain
constant at whatever value was established before flip- flop 46
was reset.
As long as the later pulse of the IN2 pulse train arrives at a
time that is greater than 21: after the earlier pulse of the IN1
pulse train, the circuit will operate during each cycle to
increase the value of 21: until 21: equals the delay between the
two pulses of the IN1 and IN2 pulse trains. When 21: reaches
that value, both flip-flops 46 and 48 will be reset at precisely
the same time and the output of integrator 66 will remain
constant at whatever value is required to keep 21: equal to the
delay between the two pulse trains. At that point, delay mod
ule 44 outputs a version of the IN1 signal delayed by an
amount equal to 1:, which is exactly one half of the distance
between the pulses of the IN1 and IN2 signals (i.e., the aver
age of the times at which the two pulses are detected).
If we assume that 21: is greater than the time separating the
earlier pulse of the IN1 signal and the later pulse of the IN2
signal, the circuit works to decrease the value of 21: until it
again precisely equals the time separating the two pulse
trains.
FIG. 5 shows an implementation of the above-mentioned
integrator 66. It includes a tri-state charge pump (TSCP) 90
that charges/discharges a capacitor 92. Charge pump 90 is
made up of: an XOR gate 94; two AND gates 96 and 98
connected in series between the output lines of flip-flops 46
and 48; and two current sources, namely UP current source
100 and DOWN current source 102, connected in series
between a supply voltage line 104 and ground 106. Current
sources 100 and 102 are connected together at another com
mon node 110 to which capacitor 92 is also connected. The
output line from flip- flop 48, which carries the CP pulse train,
is connected to one input ofXOR gate 94, the output line of
flip-flop 46, which carries the RP pulse train, is connected to
the other input ofXOR gate 94, and the output ofXOR gate
94 drives a common node 108. The output line of flip-flop 48
is also connected to one input ofAND gate 96, the output line
from flip-flop 46 is connected to one input of AND gate 98,
and the other input of each AND gate 96 and 98 is connected
together at common node 108. The output of AND gate 96
controls current source 100 and the output of AND gate 98
controls current source 102. The current supplied to capacitor
92 is equal to the sum of the currents supplied by the two
current sources 100 and 102 to common node 110.
When the input signal to current source 100 is high, current
source 100 sources a current 10 into common node 110 and
when the input signal to current source 100 is zero, it supplies
no current to that node. Current source 102 operates in a
similar manner, except that it functions to sink current out of
common node 110.
The truth table for the arrangement ofXOR gate 94 and two
AND gates 102 and 104 is as follows:
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CP

RP

UP

DOWN

a
a

a

a
a

a

1
1

1

a
1

1

a

1

a
a

TSCP 90 operates as shown in FIGS. 6A-C. If the pulse of
CP pulse train stays on longer than the corresponding pulse of
the RP pulse train (see FIG. 6A), indicating that the total delay
introduced by delay elements 60 and 62 is too long, then UP
current source 100 pumps current 10 into capacitor 92 until
flop-flop 48 is reset. This serves to reduce the delay intro
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duced by delay elements 60 and 62. This repeats each cycle
until the total delay that is introduced by delay elements 60
and 62 is such that falling edges ofthe pulses ofthe CP and RP
are aligned (see FIG. 6C). Conversely, ifthe pulse ofRP pulse
train stays on longer than the corresponding pulse of the CP
pulse train (see FIG. 6B), indicating that the total delay intro
duced by delay elements 60 and 62 is too short, then DOWN
current source 102 drains current 10 out of capacitor 92 until
flop- flop 48 is reset. This serves to increase the delay intro
duced by delay elements 60 and 62. And as before, the repeats
each cycle until the total delay that is introduced by delay
elements 60 and 62 is such that falling edges of the pulses of
the CP and RP are again aligned.
There are other circuits that implement the same truth
table. See for example the circuit of FIG. 7. In this circuit, an
EXNOR gate 101 is used in place of XOR gate 94 and a
combination of an inverter 103 with a NOR gate 105 is used
in place ofAND gates 90 and 98. The CP pulse train passes
through one ofthe inverters 103 to drive an input ofone ofthe
NOR gates 105 and the RP pulse train passes through the
other inverter 103 to drive an input ofthe other NOR gate 105.
The output of EXNOR gate 101 and the other inputs of the
two NOR gates 105 are connected at a common node.
The Single Line Implementation
It is not essential that two optical waveguides be used. The
principles presented above also work if only a single
waveguide is used and light pulses are introduced into oppo
site ends ofthat single waveguide. In that case, the pulses are
indistinguishable with regard to which pulse came from
which direction. The ATE circuit that was described above
will treat the first detected pulse as a set pulse, the second
detected pulse as a reset pulse, the third detected pulse as a set
pulse, etc. However, it turns out that it does not matter
whether the circuit can distinguish which pulse came from
which end since the generated local clock will be either correct or 180° out of phase.
This can be appreciated by examining FIG. 8, which shows
the pulses being detected at various locations, X m along the
waveguide. In this example, an identical pulse is introduced
into each end of the waveguide and to simplify the explanation it will be assumed that at any given time there are only
two pulses on the line, one introduced into the near end ofthe
waveguide (x=O) and the other introduced into the far end of
the waveguide (x=L). As indicated, at location x=X 2, which is
close to the near end of the waveguide, the detector will at
time T 1 see the first pulse, which is the pulse that was intro
duced into the near end of the waveguide, and it will see at a
much later time T2 the second pulse, which is the pulse that
was introduced into the far end. The average time for those
two pulses will be aligned with To. At a later time, the next
pulse that the ATE sees will be at T 3 (which equals 2T o+T 1)'
This next pulse will be treated as the set pulse in the ATE
circuit. Then, at T4 (equal to 2T o+T 2), it will see the fourth
pulse, which will be the reset pulse. The average time for
those two pulses will be aligned with 3To, so the generated
local clock will have the same phase as the previously gener
ated local clock.
As illustrated in FIG. 8 by the vertical dashed lines repre
senting the average time between the two detected pulses, this
will be true at any location along the waveguide. That is, the
ATEs will generate local clocks all having the same skew (i.e.,
To)·
Moreover, if the ATE selects the "wrong" pulse as the first
pulse (i.e., the set pulse), this will only produce a phase error
in the generated local clock of 180°. This can be seen as
follows. Looking again at location X 2 assume that the ATE
treats the pulse at T2 as the set pulse. Then, the next detected

pulse will be at time T 3' which is a pulse that was introduced
into the near end ofthe waveguide. As noted above, T 3 equals
2T o+T l' Thus, the average time will be lf2(T 2+T 3), which will
be aligned with 2To' That is,
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Thus, the resulting local clock will be 180° out of phase and
this error can be easily corrected by simply shifting its phase
180°.
Another single line implementation is shown in FIG. 9. In
this case, two parallel optical waveguides 250 and 252 are
connected together at one end. Thus, the IN1 pulse train that
is introduced into waveguide 250 and when it reaches the far
end of that waveguide it comes back on waveguide 252,
thereby becoming IN2. The far end can be connected by a
curved portion ofwaveguide, as suggested by the figure, or by
any mechanism that reflects the IN1 signal back into
waveguide 252.
Dealing with the Problem of Short Pulses
There will be locations along the pair of waveguides (e.g.
waveguide #1 and waveguide #2) at which the two pulses
occur very close to each other in time. At some point, the
interval of delay between the two pulses will be too short for
practical circuits to handle well. As a consequence, operating
near those locations may cause difficulty in maintaining a
lock with low jitter. One solution is to measure the time delay
in the reverse order, where it is closer to 2To rather than to
zero. That is, instead ofusing the pulse on waveguide #1 as the
set pulse (or early pulse) and the pulse on the other waveguide
as the reset pulse (or late pulse), reverse the order and use the
pulse on waveguide #2 as the early pulse and the other pulse
as the late pulse.
FIGS. 10A-B illustrate the problem and the solution. As
shown in FIG. lOA, the clock pulses detected on waveguide
#1 are labeled IN1 and the clock pulses detected on
waveguide #2 are labeled IN2. At this particular location, the
IN2 pulse arrives very soon after the IN1 pulse, namely, 2D.
Ifthe pulse on waveguide #1 is treated as the first pulse (or the
set pulse), then the reference pulse (RP) and the calibration
pulse (CP) that are generated will be relatively short. Ifthe CP
pulse becomes too short, it can be difficult to maintain a lock
on the average time (i.e., D).
However, by reversing the roles ofthe pulses, this problem
goes away. Thus, by using the pulses detected on waveguide
#2 as the set pulses, the delay that is observed before the reset
pulse arrives becomes much larger, namely, 2D' (see FIG.
lOB). It should be readily apparent that D+D' is equal to To, or
halfthe period ofthe clock cycle. Consequently, reversing the
order in which the pulses are used to determine the average
skew will result in a signal that is 180° out of phase with the
signal that would be produced if the pulses were used in the
opposite order. This phase difference can be easily corrected
by simply changing the phase ofthe generated clock signal by
180°.
ATE with Automatic Optimum Set/Reset
A circuit which automatically selects the pulse train that is
to provide the early pulses is shown in FIG. 11. That is, if the
pulses ofINl and IN2 are as shown in FIG. lOA, the circuit
will invert the connections to the optical waveguides to
change the set/reset sequence to the one shown in FIG. lOB.
This embodiment is a modification of the circuit shown in
FIG. 5 and the components that the two circuits have in
common are numbered the same. Those common elements
include two set/reset flip-flops 46 and 48, two identical vari
able delay elements 60 and 62, a tri-state charge pump 90, and
a capacitor 92. In addition, there are two switches 180 and
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182, the states of which are controlled by the voltage on a
capacitor 184. The voltage on the capacitor is, in turn, con
trolled by a simple charge pump 186. Switch 180 selects
which of the two signals, IN1 or IN2, will provide the early
pulses and which will provide the late pulses; and switch 182
selects which of the two outputs of flip-flop 46, i.e., Q and
Q-bar, will provide the reference (RP) pulses to tri-state
charge pump 90. In essence, charge pump 186 in combination
with capacitor 184 determines which of two time periods is
longest, namely, the time period between a pulse of the IN1
signal followed by the next arriving pulse ofthe IN2 signal, or
the time period between a pulse ofthe IN2 signal followed by
the next arriving pulse ofthe IN1 signal. The circuit works as
follows.
Assuming that the IN1 and IN2 signals are as shown in
FIG. lOB, the Q and Q-bar outputs of flip-flop 46 are as
indicated. The Q output produces a pulse the duration of
which is equal to the time between a pulse of the IN1 signal
and the next following pulse of the IN2 signal. Whereas, the
Q-bar output produces a pulse the duration of which is equal
to the time between a pulse of the IN2 signal and the next
following pulse ofthe IN1 signal. Charge pump 186, in effect,
integrates these two signals to produce a net change in the
charge of capacitor 184 that is proportional to Ic pX(D 1 -D 2 ),
where Icp is the current supplied by the constant current
sources within charge pump and D 1 and D 2 are defined in FIG.
lOB. This drives the voltage on capacitor 184 to its maximum
negative value (e.g. equal to the supply voltage) which, in
turn, causes switch 180 to select the IN2 signal to provide the
early pulse to flip-flop 48 and causes switch 182 to select the
IN1 signal to provide the late or reset pulse (i.e., by selecting
the Q output offlip-flop 46 to provide the RP pulse fortri-state
charge pump 90).
If D 1 had been greater than D 2 , the opposite would have
happened. That is, the voltage across capacitor 184 would
have gone positive to its maximum value thereby causing
switch 180 to select the IN1 signal to provide the early pulse
to flip-flop 48 and causing switch 182 to select the IN2 signal
to provide the late (or reset) pulse.
Of course, if the location along the waveguide is such that
the two pulses (i.e., the IN1 pulses and the IN2 pulses) arrive
at basically the same times, possibly the more practical solu
tion is to simply avoid doing average time extraction from
those locations and just take the clock signal from the line.
Average Time Extraction by Closed-Loop Pulse Width
Control-Second Variation
There are, of course, alternative approaches to implement
ing the ATE circuit. For example, if we assume that the early
pulse train is applied to one input and the late pulse train is
applied to the other input, the ATE can include internal means
to generate a new pulse train (an "output pulse train") of the
same period ofthe incoming pulses and which can be skewed
between the early and late pulse trains under the control of an
internal signal. The simplest way to accomplish this function
ality is by using a variable delay to skew the early pulse train
under the control of a DC voltage or current, as shown in FIG.
12.
The ATE circuit 110 shown in FIG. 12 includes two S-R
flip-flops 112 and 114, an integrator 116 with positive and
negative inputs, and a single variable delay element 118.
Integrator 116 may be similar to previously described inte
grator 66 and tri-state charge pump 90 (see FIGS. 4A and 5).
The early pulse, which is in the IN1 pulse train, sets flip-flop
112 and the late pulse, which is in the IN2 pulse train, resets
flip-flop 114. Delay element 118 generates a delayed version
of the early pulse and delivers it to both the reset input of
flip-flop 112 and the set input of flip-flop 114. The output

(EC) of flip-flop 112, referred to as the early-output (EO)
pulse train, drives the positive input of integrator 116 and the
output of flip-flop 114, referred to as the output-late (OL)
pulse train, drives the negative input of integrator 116. By
using the three pulse trains defined above (i.e., the incoming
early pulse train (IN1), the internally generated output pulse
train (OUT) at the output of delay element 118, and the
incoming late pulse train (IN2)) ATE 110 generates two addi
tional pulse trains referred to as early-output (EO) pulse train
and output-late (0 L) pulse train. The feedback control system
(including integrator 116) automatically adjusts the skew of
the output pulse train until the EO pulses and the OL pulses
have identical widths. When this condition is accomplished,
the output pulse train skew is the average time skew of the
input pulse trains. Stated differently, the pulses ofthe EO and
OL pulse trains are generated such as to give an accurate
measure of the skews between the respective pulse trains. In
other words, this arrangement adjusts the amount of delay
introduced by delay element 118 such that the points at which
flip-flop 112 is reset and flip-flop 114 is set to be located in
time midway between the early and late pulses. The details
are as follows.
The first pulse (IN1) on the set input line of flip-flop 112
produces an up-transition of a new pulse at its output (EO).
After a delay ofD, the detected pulse of the IN1 signal resets
flip-flop 112 and sets flip-flop 114. At that point the output of
flip-flop 112 falls to zero to define the end ofthe pulse that was
generated at its output and flip-flop 114 produces an up
transition ofa new pulse at its output (OL). Finally, when the
late pulse of the IN2 signal arrives, it resets flip-flop 114 to
zero to define the end of the pulse that was generated at its
output. During the duration of the pulse that occurs at the
output of flip-flop 112, when the output of flip-flop 114 is
zero, integrator 116 begins to increase the value of the signal
appearing at its output at a constant rate, R. As soon as the
delayed pulse resets flip-flop 114 and sets flip-flop 114, inte
grator 116 begins to decrease the signal appearing at its output
at the same constant rate, R. The output of integrator 116,
without filtering, will be a saw-tooth waveform. But, as
should be readily appreciated, if the duration of the pulse of
the EO signal is longer than the duration ofthe pulse ofthe 0 L
signal, then when the late pulse arrives, the signal at the output
of integrator 116 will be at a value that is larger than it was
when the early pulse arrived. Similarly, if the duration of the
pulse ofthe EO signal is shorter than the duration ofthe pulse
ofthe OL signal, then when the late pulse arrives, the signal at
the output of integrator 116 will be at a value that is smaller
than it was when the early pulse arrived.
A filter 120 at the output of integrator 116 filters this
saw-tooth waveform from integrator 116 to generate a DC
signal that controls the amount of delay introduced by vari
able delay element 118. Whenever the duration of the pulses
of the EO signal are longer than the duration of the pulses of
the OL signal, the DC value at the output of filter will
increase, thereby causing the amount of delay that is intro
duced by variable delay element 118 to decrease. And simi
larly, whenever the duration ofthe pulses ofthe EO signal are
shorter than the duration of the pulses of the OL signal, the
DC value at the output of filter 120 will decrease, thereby
causing the amount of delay that is introduced by variable
delay element 118 to increase. Thus, the circuit operates to
make the duration of the pulses of the EO and OL signals
identical, which in turn positions the pulses ofthe OUT pulse
train a halfWay between the pulses of the IN1 pulse train and
the IN2 pulse train.
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50% Duty Cycle Clock Generation:
Note that the skew adjusted output signal of the ATE cir
cuits described above is a train of pulses having the same
duration as the pulses received from the optical detector. In
other words, they are short pulses. Since short clock pulses
can be difficult to use as clock signal, it may be desirable to
generate a skew-corrected clock signal that has a 50% duty
cycle, i.e., one with longer clock pulses. A generator circuit
150 that produces a 50% duty cycle clock signal is shown in
FIG. 13.
Generator circuit 150 includes two ATE's 152 and 154,
each with corresponding first and second input lines, and a
S-R flip-flop 156. Both ATEs 152 and 154 operate as
described above. However, the input signals for ATE 154 are
reversed in comparison to the input signals for ATE 152. That
is, the pulses ofinput signal INI drive a first input line ofATE
152 and the second input line ofATE 154; while the pulses if
input signal IN2 drive the second input line ofATE 152 and
the first input line ofATE 154. This means the early pulse for
one ATE is treated as the late pulse for the other ATE. As
indicated above, the result will be that the ATE 152 will align
its skew corrected output pulse train with a first reference time
and ATE 154 will align its skew corrected output pulse train
with a second reference time that is one half of a period
delayed from the first reference time. By using these two
reference times to define the pulse ofthe generated clock sign
(e.g. the first reference time defining the up transition and the
second reference time defining the down transition), one
automatically generates a 50% duty cycle clock signal.
The circuit works as follows. Assume the pulse trains on
the two waveguides are as shown in FIG. 14. At the selected
location long the two waveguides, the pulses ofthe IN2 pulse
train on line 2 are delayed by 2"1: 1 relative to the pulses of the
INI pulse train on line 1. Viewed from the other perspective,
namely, the timing ofthe pulses ofthe INI pulse train relative
to the timing ofpulses ofthe IN2 pulse train, the pulses on line
1 are delayed by 2"1:2 relative to the pulses on line 2. Since the
period of the clock signal is T, it is also true case that:

integrates the difference of the signals that appear on its two
inputs. That is, if the signal on the positive input of charge
pump 202 is one while the signal on the negative input is zero,
charge pump will increase the signal on its output linearly as
a function oftime. Ifthe signals on the two inputs are the same
(i.e., both one or both zero), charge pump 202 will hold its
output at a fixed level. And, if the signal on the positive input
of charge pump 202 is zero while the signal on the negative
input is one, charge pump will decrease the signal on its
output linearly as a function oftime. Capacitor 204 filters that
output signal ofcharge pump 202 to produce a DC signal that
will change slowly with respect to the period of the clock
signal.
The operation of the circuit is illustrated by the signaling
diagrams shown in FIG. 15B. The clock pulse form the ATE
circuit sets flip-flop 202 causing its Q output to go high. This
output remains high until the reset pulse arrives at a later time
determined by variable delay element 206. At that time, the Q
output goes to zero and the Q-bar output goes high. The Q-bar
output remains high until the next clock pulse from the ATE
circuit at which point the sequence just described repeats
itself.
IfD is less than lf2 Tp, the duration ofthe Q output pulse will
be shorter than the duration of the Q-bar output pulse and
charge pump 202 will cause the voltage on capacitor 204 to
decrease for as long as this condition exists. The drop in the
voltage on capacitor 204 will, in turn, cause the delay intro
duced by variable delay element 206 to increase. Finally,
when D reaches lhTp, the output voltage from charge pump
202 will remain constant and the duty cycle of the signal
appearing on the Q output will be exactly 50%. Similarly, ifD
is greater than lf2Tp , the duration ofthe Q output pulse will be
longer than the duration ofthe Q-bar output pulse and charge
pump 202 will cause the voltage on capacitor 204 to increase
for as long as this condition exits. When D reaches lf2T p, the
output voltage from charge pump 202 will remain constant
and the duty cycle ofthe signal appearing on the Q output will
again be exactly 50%. In other words, the stable operating
point of the circuit exists when D=lf2 Tp, which is the point at
which the duty cycle of the signal on the Q output is 50%.
Reference Time Ambiguity
In a BOS where the maximum skew is less than one signal
period, all ATE generated output signals will be phasealigned. If the maximum skew exceeds one signal period, a
phase difference of 180 0 (i.e., a sign reversal) between two
ATE-generated signals may arise. If the optical waveguides
for distributing the clock signal are sufficiently long so the
time it takes for a pulse to traverse the entire length of the
waveguide is much larger than the period ofthe clock signal,
there will be multiple clock pulses on each line at any given
time. This is illustrated in FIG. 16. In this example, the time it
takes to traverse the entire length of the optical waveguide is
assumed to be TL and the period of clock signal is To which
is shorter than T L . For the particular T L and T c selected in
FIG. 16, there will be at least three clock pulses on each
waveguide at any given time. As a consequence, there can be
an error in the reference time extraction resulting from select
ing the wrong second pulse. The source of the error is also
illustrated in FIG. 16 and can be understood as follows.
The clock signal periodically introduces optical pulses into
optical waveguide 10. Those pulses, which are illustrated by
pulse (N-2) through pulse (N+2) on the left side of FIG. 16,
are separated in time by the clock period, Teo Assume that the
time at which a pulse (N) is introduced into waveguide 10 is
T=O. Then, the movement of pulse N along waveguide 10 is
represented by line 200. It reaches location Xl (which is a
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As described above, once the circuits achieve their steady
state operation, the output clock signal from ATE 152 will be
delayed by "1: 1 relative to the clock pulses ofthe INI pulse train
and the output clock signal from ATE 154 will be delayed by
"1: 2 relative to the clock pulses of the IN2 pulse train. The
separation ofthese two pulses will be exactly T12, as indicated
in FIG. 14.
The output signal of ATE 152 drives the set input of flip
flop 156 and the output signal of ATE 154 drives the reset
input of flip-flop 156. The pulses on the set input of flip-flop
156 will cause the output of flip- flop 156 to switch to high,
where it will remain until the reset pulse is received, at which
time it will drop back down to zero. Thus, the output of
flip-flop 156 will be a sequence of pulses that are of duration
T/2, that have a period of T, and that are aligned with the
average skew of the pulses of the INI and IN2 pulse trains.
This is shown in the bottom graph of FIG. 14.
Another circuit that generates a 50% duty cycle clock
signal from the clock signal coming out of the ATE is shown
in FIG. 15A. It includes a set-reset (S-R) flip-flop 200, a
charge pump 202, a filter capacitor 204, and a variable delay
element 206. The output ofthe ATE circuit (not shown) drives
the set input offlip- flop 200, and after passing through a delay
element 206, it then drives the reset input offlip-flop 200. The
Q and Q-bar outputs of flip-flip 200 drive corresponding
inputs of charge pump 202. In essence, charge pump 202
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distance Xl from the beginning of waveguide 10) at time T 1
and it reaches location X 2 at later time T 2'
Now assume a corresponding pulse, also identified in this
drawing as a pulse (N), is introduced into the other end of
waveguide 12 at the same time as pulse (N) is introduced into
waveguide 10. That corresponding pulse travels along
waveguide 12, as indicated by line 202 in the graph. Pulse (N)
introduced into waveguide 12 reaches location X 2 at a time T4
which is later than the time T 2 at which the corresponding
pulse (N) on waveguide 10 reached that same location. An
ATE circuit ofthe type previously described and located at X 2
generates a clock pulse that is aligned with To', which is
exactly half the distance between T4 and T 2 , i.e., T o'=lh(T4 
T 2)' This is the correct reference time.
However, in this example, an ATE located at Xl will not
generate its clock pulse at the correct time. After that ATE
detects pulse (N) in optical waveguide 10 at time T l' the next
pulse it detects in the other optical waveguide 12 will be pulse
(N-I), not the corresponding pulse (N), and that will be at
time T 3 . This is because multiple pulses are present on each
waveguide at any given time and because the time it takes for
a pulse introduced into waveguide 12 to reach location Xl is
greater than To the period of the clock signal. The ATE at
location Xl is not able to determine which pulse detected on
waveguide 12 is the one that corresponds to pulse (N) that was
detected on waveguide 10. It simply treats the next received
pulse on waveguide 12 as the correct one and establishes the
reference time accordingly. In this case, the reference time
will be To", which is Ih(T 3 - T1)' As can be clearly seen in the
graph, To" is different from To'.
Ifthe ATE at 10cationX I were able to ignore pulse (N-I) on
waveguide 12 and instead detect next pulse on waveguide 12
as the late pulse, which would be pulse (N) arriving at time T 5'
then the reference pulse would occur at Ih(T 5-T1) which
equals To'.
In fact, the timing ofthe reference pulse that is generated by
the ATE is related to the correct reference pulse as follows:

The ATE in one ofthe local clocking regions functions as a
master ATE 320 and the remainder of the ATEs fnnction as
slave ATEs. Master ATE 320 establishes the electrical clock
signal with which the local clock signals in all of the other
regions will be aligned. In the described embodiment, master
ATE 320 is located within a centrally located region relative
to the distributed optical clock distribution signal, with
approximately half of the other ATEs on one side and the
remaining half on the other side. Though locating the master
ATE near the midpoint of the clock distribution circuit is
desirable, it could be located anywhere along the distribution
paths of the optical clock signals.
Besides generating the local electrical clock signal, each
ATE 310 including master ATE 320 also generates a synchro
nizing signal (i.e., synch signal) on an output line (or synch
signal line) 312 that communicates that signal to the next
nearest downstream neighbor. The synch line is used to
inform the nearest neighbor ofthe correct phase alignment for
that nearest neighbor's local clock signal. In the described
embodiment, the synch signal is simply the local clock signal
that the ATE is generating for its local region. This could be
taken directly from the ATE in a dedicated line for that pur
pose or from the local clock signal distribution circuit for
distributing the locally generated clock signal. Master ATE
320, unlike the other ATE's, sends its synch signal to its two
nearest neighbors, one on each side. Based on that synch
signal, the neighboring ATE brings its clock signal into phase
alignment with the clock signal ofthe masterATE. Each slave
ATE 310, in tum, sends its synch signal (i.e., its locally
generated clock signal) to its next nearest downstream neigh
bor. Based on the received synch signal, the neighboring ATE
brings its local clock signal into phase alignment with its
upstream neighbor. As the correct phase information propa
gates outward from master ATE 320, all of the ATEs come
into phase alignment with the clock signal that is being gen
erated by the master ATE.
Recall that the ATEs will generate local clock signals that
are either in phase alignment with the local clock signal ofthe
master ATE or in phase opposition (i.e., 180 0 out of phase)
with the local clock signal of the master ATE. This is a
characteristic of the way the ATEs operate, as described
above, and as illustrated in FIG. 16. Thus, it becomes a simple
matter to bring all ATEs into correct phase alignment. An ATE
need only compare its local clock signal to the local clock
signal being generated by its upstream neighbor to determine
whether its phase is correct or needs to be flipped to bring it
into alignment. Each ATE includes circuitry (not shown)
which examines the locally generated clock signal at the time
that the pulse of the synch signal is received. If the locally
generated clock signal is high, that indicates it is in alignment
with the locally generated clock signal of upstream neighbor.
On the other hand, ifthe locally generated clock signal is low,
that indicates it is 180 0 out ofphase with the locally generated
clock signal of the upstream neighbor. In that case, the ATE
shifts the phase of its locally generated clock signal by 180 0
to bring it into phase with its neighbor. (This can be accom
plished in a number of ways including, for example, by sim
ply reversing the order of the pulse signal streams so that IN2
provides the early pulse and IN1 provides the late pulse.)
The correct alignment information will propagate out
wards from the master ATE; and the local clock signals being
generated by the slave ATEs will all fall into alignment with
the clock signal being generated by the master ATE. That is,
each slave ATE starting with the two closest to the master ATE
will use the received synch signal to align its local clock
signal with that ofthe master and then will send the new synch
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In other words, the reference pulse that is generated by the
ATE is delayed by one half the period of the clock cycle.
By going through the analysis presented above, it should be
easy to convince oneself that regardless of the location along
the waveguides that the ATE's are located, the generated
clock pulses will either be properly synchronized with the
desired reference pulses for the system or will be out ofphase
with those pulses by 180 0 •
AC Phase Alignment Principle
The phase ambiguity can be resolved with the approach
illustrated in FIG. 17. In this system, the chip is partitioned
into multiple local clocking regions 300A-G and a master
optical clock signal is distributed to the local regions over two
waveguides 302 and 304. For illustration purposes only, FIG.
17 shows that there are seven local clocking regions but in
practice there is likely to be many more. As previously
described, the master optical clock signal is introduced into
one end of waveguide 302 and it is introduced into the oppo
site end of waveguide 304. In each local clocking region,
there is an ATE circuit 310 that generates a local electrical
clock signal for that region based upon the two optical clock
signals detected on the two waveguides. The local clocking
regions are limited in size so that the maximum clock skew
that will occur for the electrical clock signal generated for that
region will be no greater than a predefined small amount, e.g.
10%.
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signal to the next slave ATE down the chain until the clock
signals of all slave ATEs are aligned with that of the master
ATE.
An Alternative Method for Eliminating Phase Ambiguity
The circuit shown in FIG. 13 also provides a way of eliminating the phase ambiguity. Note that if the outputs ofATEs
152 and 154 are added (e.g. using an OR operation) then the
resulting pulse train is the combination of both pulse trains
DLLl and DLL2 shown in FIG. 14. That is, it is a pulse train
having a frequency that is twice the frequency ofin1 or in2. As
one can readily see, this eliminates any ambiguity that might
result as described above. This is the equivalent of multiply
ing two sinusoidal clock signals, as described elsewhere
herein. This technique works with pulses that are short com
pared to the halfthe transmitted clock period. Thus, the resulting clock at twice the frequency does not have 50% duty
cycle.
It is also possible, using a combination of the above-de
scribed techniques, to adjust the pulse to have lf4 of the origi
nal clock period and then add them as shown in FIG. 13 to
generate a final clock (at twice the frequency) but with a 50%
duty cycle. This is done by applying the DLLl and DLL2
signals that are generated by ATE 152 and 154, respectively,
as inputs to two other ATEs and then passing the results to
flip-flop 156.
Alternatively, after generating the non-50% duty cycle
clock signal having twice the frequency, one can divide this
clock signal back to the original frequency which will also
produce the 50% duty cycle. Indeed, getting a 50% duty cycle
signal by lf2 division turns out to be a very reliable and
accurate way of doing it.
ATE with PLL-Generated Output
Another design for an ATE circuit is illustrated in FIG. 18.
Like the previous described ATE circuits, it includes two
flip-flops 612 and 614 and an integrator 616. But instead of
using delay elements to generate the local clock signal, it uses
a voltage controlled oscillator (YCO) 618, the frequency of
which is controlled output of integrator 616. The early pulse,
which is established by the IN1 pulse train, sets flip-flop 612,
and the late pulse, which is established by the IN2 pulse train,
resets flip-flop 614. YCO 618 generates a local clock signal
which is fed back to the reset input of flip-flop 612 and the set
input of flip-flop 614. The output of flip-flop 612, referred to
as the early-clock pulse train (EC), drives the positive input of
integrator 616 and the output of flip-flop 614, referred to as
the clock-late pulse train (CL), drives the negative input of
integrator 614. The rising edges of the local clock signal
generated by YCO 618 determine the relative widths of the
pulses in the two pulses trains EC and CL. The feedback
system (including integrator 616 and a filter 620), which
controls YCO 618, automatically adjusts the frequency of
YCO 618 so that the EC pulses and the CL pulses have
identical widths. When this condition is achieved, the skew of
the output pulse train (i.e., the generated local clock signal) is
the average ofthe skews ofthe input pulse trains IN1 and IN2.
The details of operation are as follows.
Referring to FIGS. 18 and 19, the first pulse (IN1) on the set
input line of flip-flop 112 produces an up-transition of a new
pulse at its output (EC). After a certain period of time, the
rising edge of the local clock signal generated by YCO 618
occurs. That resets flip-flop 612, thereby defining the end of
the pulse that was generated at its output, and it sets flip-flop
614, thereby defining the beginning of the pulse that is gen
erated at its output. The output of flip-flop 614 remains high
until the next pulse ofthe IN2 pulse train occurs. At that point,
the output of flip-flop 612 falls to zero defining the end ofthe
pulse that was generated at its output and flip-flop 614 pro

duces an up-transition of a new pulse on its output. When the
late pulse of the IN2 signal arrives, it resets flip-flop 614 to
zero to define the end of the pulse that was generated at its
output. During the duration of the pulse that occurs at the
output of flip-flop 612, when the output of flip-flop 614 is
zero, integrator 616 begins increasing the voltage at its output
at a constant rate by, in essence, sourcing a constant current
into a storage capacitor for the duration of the pulse on the
positive input of integrator 616. As soon as the rising edge of
the local clock signal resets flip-flop 614 and sets flip-flop
614, integrator 616 begins decreasing the voltage at its output
by, in essence, sinking the same fixed current output the
capacitor. Without any filtering, the output of integrator 616
will be a sawtooth waveform. However, filter 620, which has
a time constant that is substantially longer than the period of
the clock signal, averages this sawtooth waveform to produce
a voltage that is the average of the output of integrator 618.
When the duration ofthe pulse in the EC pulse train is longer
than the period of the pulse in the CL pulse train, the average
value that is output by filter 620 increases thereby causing the
frequency of the YCO to increase. This, in effect, decreases
the duration of the pulses of the EC pulse train and increases
the duration of the pulses in the CL pulse train. Similarly,
when the duration ofthe pulse in the EC pulse train is shorter
than the period of the pulse in the CL pulse train, the average
value that is output by filter 620 decreases thereby causing the
frequency of the YCO to decrease. This, in effect, increases
the duration ofthe pulses of the EC pulse train and decreases
the duration of the pulses in the CL pulse train. When the
duration of the pulses of the two pulse trains EC and CL are
equal, the output of filter 620 remains constant. In other
words, the circuit functions to move the period of the gener
ated local clock signal to equal the period of global clock
signal and it aligns its phase with the midpoint between one
pulse ofINl and the next occurring pulse ofIN2.
With regard to the circuit ofFIG. 18, it is to be noted that in
addition to the stable operating point that was just described,
there is a second stable operating point. The second stable
operating point is illustrated by the signal timing diagrams
shown in FIG. 20. It is characterized by a generated local
clock signal that is 1800 out of phase with the local clock
signal that is generated in the example illustrated by FIG. 19.
To see how this other operating point comes about assume
again that the pulse on IN1 starts a new pulse ofthe EC pulse
train as indicated in FIG. 20. This time, however, also assume
that the next rising edge of the local clock signal does not
occur until after the next pulse of the IN2 pulse sequence
arrives. In that case, when the next rising edge of the clock
signal occurs, it ends the pulse of the EC pulse train and
begins a new pulse ofthe CL pulse train. This new pulse ofthe
CL pulse sequence, however, will not end until the next reset
pulse ofthe IN2 pulse train occurs, which is much later. In the
meantime, a next pulse ofthe IN1 sequence will arrive to start
a new pulse ofthe EC pulse train. For the rest ofthe time until
the next pulse ofthe IN2 sequence arrives, the outputs of both
flip-flops 612 and 614 will remain high. When the IN2 pulse
arrives the pulse of the CL pulse train will end and soon
thereafter, the rising edge of the local clock signal will arrive
ending the pulse ofthe EC pulse train and starting a new pulse
of the CL pulse train.
Integrator 616 looks at the difference of the signals at its
two inputs. If the positive input is high while the negative
input is low, the output of the integrator will rise; if the
positive input is low while the negative input is high, the
output of the integrator will fall; and if the positive input and
the negative input are both high (or both low), the output of
the integrator will remain constant.
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The difference signal, i.e., EC-CL, appears as shown in
FIG. 20. The circuit will adjust the period and phase of the
local clock signal so that the rising edge of the locally gener
ated clock signal will occur at the midpoint between a pulse of
the IN2 sequence and the next occurring pulse of the IN1
sequence. It should be clear from the diagram for EC-CL
when that occurs, the output of the integrator will remain
constant and the circuit will be at a stable operating point.
To eliminate one of the stable states, the circuit shown in
FIG. 21 is employed. In addition to the previously described
circuitry, it also incorporates gating circuitry 628 which
includes a set-reset flip-flop 630 and two AND gates 632 and
634. The IN1 pulse sequence drives set input of flip-flop 630
and the IN2 pulse sequence drives the reset input. The output
of flip-flop 630 drives an input of each ofAND gates 632 and
634. The EC pulse signal sequence drives the second input of
AND gate 632 and the CL pulse signal sequence drives the
second input ofAND gate 634. The outputs ofAND gates 632
and 634 drive corresponding inputs of integrator 616. In
essence, gating circuitry 628 prevents the EC and EL signals
from reaching integrator 616, except during a period that lies
between an IN1 pulse and the next occurring IN2 pulse. For
all other times, namely the period between an IN2 pulse and
the next occurring IN1 pulse, neither pulse sequence to reach
integrator 616. When the pulse ofthe IN1 sequence arrives, it
sets flip-flop 630 thereby causing its output to go high. This,
in tum, enables AND gates 632 and 634 to pass whatever
signal appears on their other input. When the IN2 pulse
arrives, it resets flip-flop 630 thereby causing its output to go
low which, in turn, disables AND gates 632 and 634 and
blocks the signals appearing on their other inputs to pass
through to integrator 616. For the arrangement shown in FIG.
21, the only stable operating point is the one shown in FIG.
19.
The circuit can also include a switch 636 which reverses
the inputs to flip-flop 630. When inputs are reversed, the
pulses of the IN2 sequence serve to set flip-flop 630 and the
pulses of the IN1 sequence serve to rest flip-flop 630. In that
case, the stable operating point is the one shown in FIG. 20.
ATE by Multiplication:
Note that the skew correction principles described herein
are not restricted to only using pulse sequences as the clock
signals. The principles also apply to periodic signals in gen
eral. If the periodic signal is sinusoidal, a particularly simple
implementation exists for generating local clock signals that
are all phase aligned.
Assume any sequential linear transmission system and
excite it at one end with a sinusoidal excitation. The linearity
condition ensures that in steady state, all signals at all nodes
in the system are sinusoidal, albeit with different magnitudes
and phases (skews). Next consider a reference point (any
point) in the system and define the phase at this point as the
reference phase <jJo. The signal at this reference point is a o sin
(wot+<jJo)' where a o is the magnitude and W o is the frequency.
Now consider two extra points in the system, one placed
before the reference point and the other placed after the ref
erence point. Furthermore, choose these two extra points such
that their respective phases are at equal "electrical distance"
(or equal "optical distance," if using optical signals) from the
reference phase. That is, the first point has a signal:

Note that this is possible in any continuous transmission
system even if it is non homogeneous. Also, note that no
restrictions are placed on !l.<jJ, which may be much larger than
2n.
Next, use a standard trigonometric identity to obtain:

and the second point has a signal:

5

Uj sin (Ul ol+<j>o-I\.<j»xu2 sin (Ulol+<j>o+I\.<j»~UjU2[COS
(21\.<j»-cos (2Ul oI+2<j>o)]
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(1)

In other words, the simple multiplication of the signals at
the two points at equal electrical distance (length) from the
reference point yields a DC tenn a 1 a 2 cos (2!l.<jJ) and a phase
invariant tenn a 1 a 2 cos (2w ot+2<jJo) at twice the transmitted
signal frequency. The DC term can be easily eliminated in
practice through AC coupling and the remaining a 1 a 2 cos
(2w ot+2<jJo) tenn provides a clock signal with a precise phase
relationship to the reference phase.
A circuit that implements this principle is shown in FIG.
22. It includes a multiplier circuit 700 that takes as its two
inputs the detected first clock signal on line 1 (i.e., IN1) at
point X and the detected second clock signal on line 2 (i.e.,
IN2) also at point X. Relative to the midpoint of the
waveguide, the detected first clock signal is shifted in phase
by an amount -!l.<jJ and the detected second lock signal is
shifted in phase by an amount +!l.<jJ. In other words, the two
detected signal correspond to the signals discussed above,
namely, a 1 sin (wot+<jJo-!l.<jJ) and a 2 sin (wot+<jJo+!l.<jJ). Thus,
multiplier produces as its output the product of these two
signals, which as noted above includes a DC tenn and a tenn
having twice the frequency of the clock signals. The circuit
also includes a high pass filter 702 (e.g. capacitor) that
removes the DC tenn leaving the local clock signal with a
phase of 2<jJo.
The phase ofthis local clock signal will be the same regard
less of where point X is located along the waveguides. Thus,
all points for which respective equally electrically-distant
points exist with respect to the reference, can be synchronized
by simple multiplication and DC removal operations. Also
note that using multiplication results in a local clock signal for
which there will be no phase ambiguity. And this implemen
tation which uses sinusoidal signals has the further advan
tages that it is very simple to implement and it requires no
feedback.
The clock signal distribution circuit may involve a combi
nation ofthe BOS and a BES techniques. The BOS technique
could be used to generate the local clock signals for the local
regions, which might themselves be physically large areas in
which the distributed electrical local clock signals exhibited
significant skews. To address the skews within the large local
regions, the BES techniques could be used. Thus, the result
ing circuit would be a hybrid in which both techniques were
used: BOS for large scale clock distribution and BES for local
distribution.
It should be understood that the parallel optical waveguides
could be of any configuration that would be appropriate for
distributing the clock signal to all ofthe required local clock
ing regions. In other words, they could be two straight-line
waveguides, spirally arranged waveguides, or they could be
laid out in a serpentine configuration.
Other embodiments are within the following claims.
What is claimed is:
1. A method comprising:
detecting a first signal characterized by a periodically
occurring first event;
detecting a second signal characterized by a periodically
occurring second event; and
based on both the detected first and second signals, gener
ating a third signal characterized by a periodically occur
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ring third event, wherein generating the third signal
involves automatically adjusting the phase of the third
signal to position the periodically occurring third event
at a predetennined location between the first and second
events of the detected first and second signals,
wherein generating the third signal comprises:
generating a periodic reference signal that has rising edges
established by the first signal and falling edges estab
lished by the second signal;
delaying the first signal by a selectable amount to generate
a fourth signal;
generating a periodic calibration signal that has rising
edges established by the first signal and falling edges
established by the fourth signal; and
using the reference signal and the calibration signal to
adjust the selectable amount of delay to position the
periodically occurring third event at the predetermined
location between the first and second events of the first
and second signals.
2. The method of claim 1, wherein generating the third
signal comprises delaying the first signal by a first selectable
amount to generate the third signal and wherein delaying the
first signal by a selectable amount to generate a fourth signal
comprises delaying the third signal by a second selectable
amount to generate the fourth signal.
3. The method of claim 2, wherein the first and second
selectable amounts are equal.
4. The method of claim 3, further comprising, from the
reference signal and the calibration signal, generating a con
trol signal that controls the first and second selectable
amounts of delay.
5. The method of claim 4, wherein the control signal is a
measure ofthe relative duration ofpulses within the reference
signal as compared to pulses within the calibration signal.
6. The method of claim 1 wherein the predetermined loca
tion is halfway between the first and second events ofthe first
and second signals.
7. A method comprising:
detecting a first signal characterized by a periodically
occurring first event;
detecting a second signal characterized by a periodically
occurring second event; and
based on both the detected first and second signals, gener
ating a third signal characterized by a periodically occur
ring third event, wherein generating the third signal
involves automatically adjusting the phase of the third
signal to position the periodically occurring third event
at a predetennined location between the first and second
events of the detected first and second signals,
wherein generating the third signal comprises delaying the
first signal by a selectable amount, and
wherein generating the third signal also comprises:
generating a periodic first reference signal that has rising
edges established by the first signal and falling edges
established by the third signal;
generating a periodic second reference signal that has ris
ing edges established by the third signal and falling
edges established by the second signal; and
using the first and second reference signals to adjust the
selectable amount of delay to position the periodically
occurring third event at the predetennined location
between the first and second events of the first and sec
ond signals.
8. The method of claim 7, wherein generating the third
signal further comprises, from the first and second reference
signals, generating a control signal that controls the selectable
amount of delay.

9. The method of claim 8, wherein the control signal is a
measure of the relative duration of pulses within the first
reference signal as compared to pulses within the second
reference signal.
10. The method of claim 7 wherein the predetermined
location is halfway between the first and second events ofthe
first and second signals.
11. A method of generating a local clock signal, said
method comprising:
introducing a first signal into a first end of a signal trans
mission system for transmission over the signal trans
mission system from the first end to a second end, said
first signal characterized by a periodically occurring first
event;
introducing a second signal into the second end for trans
mission over the signal transmission system from the
second end to the first end, said second signal character
ized by a periodically occurring second event;
at a preselected location along the signal transmission sys
tem, detecting the first and second signals; and
based on both the detected first and second signals, gener
ating a third signal characterized by a periodically occur
ring third event, wherein generating the third signal
involves automatically adjusting the phase of the third
signal to position the periodically occurring third event
at a predetennined location between the first and second
events of the detected first and second signals.
12. A method of generating local clock signals, said
method comprising:
introducing a first signal into a first end of a signal trans
mission system for transmission over the signal trans
mission system from the first end to a second end, said
first signal characterized by a periodically occurring first
event;
introducing a second signal into the second end for trans
mission over the optical signal transmission system
from the second end to the first end, said second signal
characterized by a periodically occurring second event;
at each of a plurality of different locations along the signal
transmission system,
(1) detecting the first and second signals at that location;
and
(2) based on both the detected first and second signals at
that location, generating a third signal characterized by a
periodically occurring third event, wherein generating
the third signal involves automatically adjusting the
phase of the third signal to position the periodically
occurring third event at a predetennined location
between the first and second events of the detected first
and second signals.
13. The method of claim 12, wherein the generated third
signals at the plurality oflocations have zero skew relative to
each other.
14. A local signal generation circuit that generates a peri
odic output signal, said time extraction circuit comprising:
a first flip-flop having a first input for receiving a first
periodic signal, a second input, and an output;
a second flip-flop a first input for receiving the first periodic
signal, a second input for receiving a second periodic
signal, and an output;
an integrator circuit having a first input for receiving a
signal from the output of the first flip-flop and a second
input for receiving a signal from the output ofthe second
flip-flop; and
a variable delay module with an input for receiving the first
periodic signal and an output that is electrically con
nected to the second input of the first flip-flop, wherein
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the variable delay module produces at its output a
delayed version of the first periodic signal, the delayed
version of the first periodic signal having a variable
delay that is controlled by a control signal from the
output of the integrator circuit, wherein the periodic
output signal of the time extraction circuit is derived
from a signal generated by the variable delay module.
15. The local signal generation circuit ofclaim 14, wherein
the first and second flip-flops are set/reset flip-flops.
16. The local signal generation circuit ofclaim 15, wherein
the first and second inputs ofthe first flip-flop are set and reset
inputs, respectively.
17. The local signal generation circuit ofclaim 16, wherein
the first and second inputs of the second flip-flop are set and
reset inputs, respectively.
18. The local signal generation circuit ofclaim 15, wherein
the variable delay module includes two variable delay circuits
connected in series, each adapted to generate a corresponding
delay that is controlled by the control signal from the integra
tor circuit.
19. The local signal generation circuit ofclaim 18, wherein
the two variable delay circuits are connected together at a
common terminal and wherein the output signal of the time
extraction circuit is derived from a signal appearing at the
common terminal.
20. The local signal generation circuit ofclaim 19, wherein
the two variable delay circuits are identical.
21. The local signal generation circuit ofclaim 20, wherein
the two variable delay circuits both generate the same amount
of delay when both are controlled by the control signal.
22. The local signal generation circuit ofclaim 14, wherein
the integrator circuit comprises a capacitor, a first current
source, and a second current source all connected at a com
monnode.

23. The local signal generation circuit of claim 22, wherein
the control signal is derived from a voltage across the capaci
tor.
24. The local signal generation circuit of claim 23, wherein
the first current source has a ON state during which it sources
current into the common node and an OFF state in which its
output current is zero.
25. The local signal generation circuit of claim 24, wherein
the second current source has a ON state during which it sinks
current out ofthe common node and an OFF state in which its
outputs current is zero.
26. The local signal generation circuit of claim 22, wherein
the integrator circuit further comprises a first AND gate, a
second AND gate, and an XOR gate, wherein an output ofthe
first AND gate controls the first current source and an output
of the second AND gate controls the second current source,
wherein the XOR gate provides an input signal to each ofthe
two AND gates.
27. The local signal generation circuit of claim 14, further
comprising a signal transmission line which during operation
simultaneously carries a first periodic input signal traveling in
one direction over the signal transmission line and a second
periodic input signal traveling in an opposite direction over
the signal transmission line, there being a predetermined
location along the signal transmission line from which the
first input ofthe first flip- flop and the first input ofthe second
flip-flop receives the first periodic signal and from which the
second input of the second flip-flop receives the second peri
odic signal, wherein the first periodic signal corresponds to
the first periodic input signal at that predetermined location
and the second periodic signal corresponds to the second
periodic input signal at that predetermined location.
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